Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/architecture-of-computing-systems-arcs-2020/descriptif_4382736
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=4382736

0 article 

 Frais de port 0,01€*

Exclusivité web : à partir de 35 euros d’achat, frais de port à 1 centime pour les expéditions vers la France métropolitaine, la Suisse et l’UE avec Colissimo ou GLS

Architecture of Computing Systems - ARCS 2020, 1st ed. 2020 33rd International Conference, Aachen, Germany, May 25-28, 2020, Proceedings Theoretical Computer Science and General Issues Series

Langue : Anglais

Coordonnateurs : Brinkmann André, Karl Wolfgang, Lankes Stefan, Tomforde Sven, Pionteck Thilo, Trinitis Carsten

Couverture de l’ouvrage Architecture of Computing Systems - ARCS 2020

This book constitutes the proceedings of the 33rd International Conference on Architecture of Computing Systems, ARCS 2020, held in Aachen, Germany, in May 2020.*

The 12 full papers in this volume were carefully reviewed and selected from 33 submissions. 6 workshop papers are also included. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems. The selected papers focus on concepts and tools for incorporating self-adaptation and self-organization mechanisms in high-performance computing systems. This includes upcoming approaches for runtime modifications at various abstraction levels, ranging from hardware changes to goal changes and their impact on architectures, technologies, and languages.

*The conference was canceled due to the COVID-19 pandemic.

Main Conference.- Approximate Data Dependence Pro ling based on Abstract Interval and Congruent Domains.- Evaluating Dynamic Task Scheduling with Priorities and Adaptive Aging in a Task-based Runtime System.- An Architecture for Solving the Eigenvalue Problem on Embedded FPGAs.- ECC Memory for Fault Tolerant RISC-V Processors.- 3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs.- Towards a Priority-Based Task Distribution Strategy for an Artificial Hormone System.- He..ro DB: A Concept for Parallel Data Processing on Heterogeneous Hardware.- Investigating Transactional Memory for High Performance Embedded Systems.- X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-based MPSoCs.- Engineering an Optimized Instruction Set Architecture for AMIDAR Processors.- Scaling Logic Locking Schemes to Multi-Module Hardware Designs.- Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-specific Multi-core SoCs.- FORMUS3IC Workshop.- Scalable, Decentralized Battery Management System Based on Self-Organizing Nodes.- Security Improvements by Separating the Cryptographic Protocol from the Network Stack onto a Multi-MCU Architecture.- Equally Distributed Bus-Communication Access Rights for Inter MCU Communication using Multimaster SPI.- Workshop on Computer Architectures in Space (CompSpace).- On the Evaluation of SEU Effects on AXI Interconnect within AP-SoCs.- Satellite Onboard Data Reduction using a Risc-V core inside an RTG4-based Data Processing Pipeline.- Workshop on Parallel Systems and Algorithms (PASA).- Accelerating Real-Time Applications with Predictable Work-Stealing.

Date de parution :

Ouvrage de 257 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

Prix indicatif 52,74 €

Ajouter au panier