The Verilog® Hardware Description Language (5th Ed., 5th ed. 2002)
Langue : Anglais
Auteurs : Thomas Donald, Moorby Philip
XV From the Old to the New xvii Acknowledgments xx| Verilog A Tutorial Introduction Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 Behavioral Modeling of Combinational Circuits 11 Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 Procedural Modeling of Clocked Sequential Circuits 14 Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment ("
Verilog – A Tutorial Introduction.- Logic Synthesis.- Behavioral Modeling.- Concurrent Processes.- Module Hierarchy.- Logic Level Modeling.- Cycle-Accurate Specification.- Advanced Timing.- User-Defined Primitives.- Switch Level Modeling.- Projects.
Presents the language using a tutorial approach Provides numerous examples that allow the reader to learn by example Includes a tutorial introduction to the language, a rigorous presentation of the language’s modeling constructs, and the more specialized topics of the language Includes supplementary material: sn.pub/extras
Date de parution : 10-2008
Ouvrage de 386 p.
15.5x23.5 cm
Thèmes de The Verilog® Hardware Description Language :
© 2024 LAVOISIER S.A.S.