Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/electricite-electronique/the-verilog-pli-handbook-a-user-s-guide-and-comprehensive-reference-on-the-verilog-programming-language-interface-with-cd-rom/sutherland/descriptif_1601383
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=1601383

The Verilog PLI handbook : a user's guide and comprehensive reference on the Verilog programming language interface (with CD-Rom), Softcover reprint of the original 1st ed. 1999 A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface

Langue : Anglais

Auteur :

Couverture de l’ouvrage The Verilog PLI handbook : a user's guide and comprehensive reference on the Verilog programming language interface (with CD-Rom)
The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface is designed to serve two specific needs: + A tutorial on how to write PLI applications + A reference book on the IEEE 1364-1998 Verilog PLI standard. Towards this end, this book has two distinct parts. Part One is written for new users of the PLI. These chapters explain how the PLI works and how it is used to solve basic design verification tasks. A large number of small but useful examples illustrate the concepts presented in each chapter. Part Two provides a comprehensive reference of the IEEE 1364 PLI standard. The Verilog PLI Handbook: A User's Guide and Comprehensive Reference on the Verilog Programming Language Interface will be of interest to hardware design engineers who use or are familiar with the Verilog Hardware Description Language.
List of Examples. Foreword. Acknowledgments. Introduction. Part One: The VPI Portion of the Verilog PLO Standard. 1. Creating PLI Applications Using VPI Routines. 2. Interfacing VPI based PLI Applications to Verilog Simulators. 3. How to Use the VPI Routines. 4. Details about the VPI Routine Library. 5. Reading and Modifying Values Using VPI Routines. 6. Synchronizing to Verilog Simulations Using VPI Callbacks. 7. Interfacing to C Models Using VPI Routines. Part Two: The TF/ACC Portion of the Verilog PLI Standard. 8. Creating PLI Applications Using TF and ACC Routines. 9. Interfacing TF/ACC PLI Applications to Verilog Simulators. 10. How to Use the TF Routines. 11. Reading and Writing Values Using TF Routines. 12. Synchronizing to Verilog Simulations Using Misctf Routines. 13. Interfacing to C Models Using TF Routines. 14. How to Use the ACC Routines. 15. Details on the ACC Routine Library. 16. Reading and Modifying Values Using ACC Routines. 17. Synchronizing to Simulations Using the Value Change Link. 18. Interfacing to C Models Using ACC Routines. Appendices: A. Linking PLI Applications to Verilog Simulators. B. The IEEE 1364-1995 VPI Routine Library. C. The IEEE 1364-1995 TF Routine Library. D. The IEEE 1364-1995 ACC Routine Library. Index.

Mr. Stuart Sutherland is a member of the IEEE Verilog standards committee, where he is co-chair of the PLI standards task force and technical editor for the PLI sections of the IEEE 1364 Verilog Language Reference Manual. 

Mr. Sutherland has more than 14 years of experience in hardware design and over ten years of experience with Verilog. He is the founder of Sutherland HDL Inc., located in Portland Oregon. Sutherland HDL provides expert Verilog HDL and Verilog PLI design services, including training, modeling, design verification and software tool evaluation. Verilog training is one of the specialties of Sutherland HDL. Prior to founding Sutherland HDL in 1992, Mr. Sutherland was as an engineer at Sanders Display Products Division in New Hampshire, where he worked on high speed graphics systems for the defense industry. In 1988, he became a senior applications engineer for Gateway Design Automation, the founding company of Verilog. At Gateway, which was acquired by Cadence Design Systems in 1989, Mr. Sutherland specialized in training and support for logic simulation, timing analysis, fault simulation, and the Verilog PLI. Mr. Sutherland has also worked closely with several EDA vendors to specify, test and bring to market Verilog simulation products. 

Mr. Sutherland holds a Bachelor of Science in Computer Science, with an emphasis in Electronic Engineering Technology, from Weber State University (Ogden, Utah) and Franklin Pierce College (Nashua, New Hampshire). He has taught Verilog engineering courses at the University of California, Santa Cruz (Santa Clara extension), and has authored the popular "Verilog HDL Quick Reference Guide" and "Verilog PU Quick Reference Guide". He has presented tutorials and papers at the International Verilog Conference and at the International Cadence User's Group Conference, and has won awards for best speaker and best tutorial.

Date de parution :

Ouvrage de 785 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

Prix indicatif 94,94 €

Ajouter au panier

Date de parution :

Ouvrage de 786 p.

16x24.5 cm

Sous réserve de disponibilité chez l'éditeur.

Prix indicatif 187,79 €

Ajouter au panier

Thèmes de The Verilog PLI handbook : a user's guide and... :

En continuant à naviguer, vous autorisez Lavoisier à déposer des cookies à des fins de mesure d'audience. Pour en savoir plus et paramétrer les cookies, rendez-vous sur la page Confidentialité & Sécurité.
FERMER