Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/electricite-electronique/micro-and-nanoelectronics/descriptif_4168402
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=4168402

Micro- and Nanoelectronics Emerging Device Challenges and Solutions Devices, Circuits, and Systems Series

Langue : Anglais

Coordonnateur : Brozek Tomasz

Couverture de l’ouvrage Micro- and Nanoelectronics

Micro- and Nanoelectronics: Emerging Device Challenges and Solutions presents a comprehensive overview of the current state of the art of micro- and nanoelectronics, covering the field from fundamental science and material properties to novel ways of making nanodevices. Containing contributions from experts in both industry and academia, this cutting-edge text:

  • Discusses emerging silicon devices for CMOS technologies, fully depleted device architectures, characteristics, and scaling
  • Explains the specifics of silicon compound devices (SiGe, SiC) and their unique properties
  • Explores various options for post-CMOS nanoelectronics, such as spintronic devices and nanoionic switches
  • Describes the latest developments in carbon nanotubes, iii-v devices structures, and more

Micro- and Nanoelectronics: Emerging Device Challenges and Solutions provides an excellent representation of a complex engineering field, examining emerging materials and device architecture alternatives with the potential to shape the future of nanotechnology.

SiGe BiCMOS Technology and Devices. Si–Ge Interdiffusion, Dopant Diffusion, and Segregation in SiGe- and SiGe:C-Based Devices. SiC MOS Devices: N Passivation of Near-Interface Defects. Fully Depleted Devices: FDSOI and FinFET. Fully Depleted SOI Technology Overview. FinFETs: Designing for New Logic Technology. Reliability Issues in Planar and Nonplanar (FinFET) Device Architectures. High-Mobility Channels. 2-D InAs XOI FETs: Fabrication and Device Physics. Beyond-CMOS Devices. Stateful STT-MRAM-Based Logic for Beyond–Von Neumann Computing. Four-State Hybrid Spintronics–Straintronics for Ultralow Power Computing. Nanoionic Switches as Post-CMOS Devices for Neuromorphic Electronics. Physics-Based Compact Graphene Device Modeling. Carbon Nanotube Vertical Interconnects: Prospects and Challenges. Graphene Nanosheet as Ultrathin Barrier.

Semiconductor electronics industry managers, engineers, and designers, as well as graduate students studying electrical engineering, computer science, nanoelectronics, and solid state physics.

Tomasz Brozek is a technical fellow at PDF Solutions, San Jose, California, USA, where he is responsible for advanced silicon technology characterization, diagnostic methods development, and early yield ramp of integrated circuits. He holds an MS EE and a Ph.D in physics. His doctorate research at the Institute of Semiconductor Physics in Kiev, Ukraine focused on radiation effects and degradation in microelectronic MOS systems. Previously he taught and conducted research at Warsaw University of Technology, Poland and the University of California, Los Angeles, USA, and worked at Motorola R&D organizations in Texas and Arizona, USA.

Date de parution :

15.6x23.4 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

232,80 €

Ajouter au panier

Date de parution :

15.6x23.4 cm

Disponible chez l'éditeur (délai d'approvisionnement : 14 jours).

Prix indicatif 93,24 €

Ajouter au panier

Mots-clés :

MOS Capacitor; Silicon Compound Devices; IEEE International Electron Device Meet; Advanced CMOS Devices; Short Channel Control; Post CMOS Device Concepts; Field Effect Transistor; Elements of Carbon Electronics; Power Consumption; Carbon Nanotube Vertical Interconnects: Prospects and Challenges; Gate Length Scaling; Graphene Nanosheet; Contact Resistance; Graphene Devices; Atomic Switch; Carbon Nanotubes; Gate Dielectric; Neuromorphic Electronics; Quantum Capacitance; Post-CMOS Devices; Gate Stacks; Nanoionic Switches; Subthreshold Leakage; Ultralow Power Computing; Gate Length; Hybrid Spintronics; Gate Leakage; Beyond–Von Neumann Computing; IOP Publishing; STT-MRAM-Based Logic; TMR Ratio; Beyond-CMOS Devices; SiC Interface; 2-D InAs XOI FET; SiGe BiCMOS; High-Mobility Channels; Average Error Probabilities; FinFET Device Architectures; Magnetostrictive Layer; MOSFET; Ge Fraction; FinFET Reliability; Ge Molar Fraction; SOI Technology; SiC MOSFETs; FinFET; Magnetocrystalline Anisotropy; FDSOI; Spin Wave; SiC MOS Devices; SiGe:C Devices; SiGe Devices; Si–Ge Interdiffusion; SiGe BiCMOS Devices; SiGe BiCMOS Technology; Edward Preisler; Marco Racanelli; Guangrui (Maggie) Xia; Yuanwei Dong; P; M; Mooney; A; F; Basile; Bruce Doris; Ali Khakifirooz; Kangguo Cheng; Terence Hook; Bich-Yen Nguyen; Frederic Allibert; Christophe Maleville; Walter Schwarzenbach; Carlos Mazure; Witek P; Maszara; Barry P; Linder; Eduard A; Cartier; Siddarth A; Krishnan; Chunyan E; Tian; Vijay Narayanan; Nadine Collaert; Rehan Kapadia; Kuniharu Takei; Hui Fang; An Chen; Hiwa Mahmoudi; Thomas Windbacher; Viktor Sverdlov; Siegfried Selberherr; Noel D'Souza; Jayasimha Atulasimha; Supriyo Bandyopadhyay; Takeo Ohno; Kristen Parrish; Deji Akinwande; S; Vollebregt; C; I; M; Beenakker; R; Ishihara; Yuda Zhao; Yang Chai