Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/parallel-computer-organization-and-design/dubois/descriptif_3497349
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=3497349

Parallel Computer Organization and Design

Langue : Anglais

Auteurs :

Couverture de l’ouvrage Parallel Computer Organization and Design
A design-oriented text for advanced computer architecture courses, covering parallelism, complexity, power, reliability and performance.
Teaching fundamental design concepts and the challenges of emerging technology, this textbook prepares students for a career designing the computer systems of the future. In-depth coverage of complexity, power, reliability and performance, coupled with treatment of parallelism at all levels, including ILP and TLP, provides the state-of-the-art training that students need. The whole gamut of parallel architecture design options is explained, from core microarchitecture to chip multiprocessors to large-scale multiprocessor systems. All the chapters are self-contained, yet concise enough that the material can be taught in a single semester, making it perfect for use in senior undergraduate and graduate computer architecture courses. The book is also teeming with practical examples to aid the learning process, showing concrete applications of definitions. With simple models and codes used throughout, all material is made open to a broad range of computer engineering/science students with only a basic knowledge of hardware and software.
1. Introduction; 2. Impact of technology; 3. Processor microarchitecture; 4. Memory hierarchies; 5. Multiprocessor systems; 6. Interconnection networks; 7. Coherence, synchronization, and memory consistency; 8. Chip multiprocessors; 9. Quantitative evaluations.
Michel Dubois is a Professor in the Ming Hsieh Department of Electrical Engineering at the University of Southern California (USC) and part of the Computer Engineering Directorate. Before joining USC in 1984, he was a research engineer at the Central Research Laboratory of Thomson-CSF in Orsay, France. He has published more than 150 technical papers on computer architecture and edited two books. He is a Fellow of the IEEE and of the ACM.
Murali Annavaram is an Assistant Professor and Robert G. and Mary G. Lane Early Career Chair in the Ming Hsieh Department of Electrical Engineering at the University of Southern California, and part of the Computer Engineering Directorate, where he has developed and taught advanced computer architecture courses. Prior to USC, he spent six years at Intel researching various aspects of future CMP designs.
Per Stenström is a Professor of Computer Engineering at Chalmers University of Technology, Sweden. He has published two textbooks and over 100 technical papers. He has been a visiting scientist at Carnegie-Mellon University, Stanford University and the University of Southern California, and also was engaged in research at Sun Microsystems on its chip-multithreading technology. He is a Fellow of the IEEE and of the ACM and is a member of the Royal Swedish Academy of Engineering Sciences and the Academia Europaea.

Date de parution :

Ouvrage de 562 p.

19.2x25.2 cm

Disponible chez l'éditeur (délai d'approvisionnement : 14 jours).

Prix indicatif 103,03 €

Ajouter au panier

Thème de Parallel Computer Organization and Design :