On-Chip Inductance in High Speed Integrated Circuits, Softcover reprint of the original 1st ed. 2001
Auteurs : Ismail Yehea I., Friedman Eby G.
On-Chip Inductance in High Speed Integrated Circuits deals with the design and analysis of integrated circuits with a specific focus on on-chip inductance effects. It has been described throughout this book that inductance can have a tangible effect on current high speed integrated circuits. For example, neglecting inductance and using an RC interconnect model in a production 0.25 mum CMOS technology can cause large errors (over 35%) in estimates of the propagation delay of on-chip interconnect. It has also been shown that including inductance in the repeater insertion design process as compared to using an RC model improves the overall repeater solution in terms of area, power, and delay with average savings of 40.8%, 15.6%, and 6.7%, respectively.
On-Chip Inductance in High Speed Integrated Circuitsis full of design and analysis techniques for RLC interconnect. These techniques are compared to techniques traditionally used for RC interconnect design to emphasize the effect of inductance.
On-Chip Inductance in High Speed Integrated Circuits will be of interest to researchers in the area of high frequency interconnect, noise, and high performance integrated circuit design.
Date de parution : 10-2012
Ouvrage de 303 p.
15.5x23.5 cm
Date de parution : 02-2001
Ouvrage de 303 p.
15.5x23.5 cm
Thème d’On-Chip Inductance in High Speed Integrated Circuits :
Mots-clés :
CMOS; Counter; circuit design; computer-aided design (CAD); design process; integrated circuit; interconnect; layers; material; model; network; production; tables; transmission