Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/on-and-off-chip-crosstalk-avoidance-in-vlsi-design/duan/descriptif_1798453
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=1798453

On and off-chip crosstalk avoidance in vlsi design, 2010

Langue : Anglais

Auteurs :

Couverture de l’ouvrage On and off-chip crosstalk avoidance in vlsi design
Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes. The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design.This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption.
Introduction on On-Chip Crosstalk Avoidance. Preliminaries to On-Chip Crosstalk. Memoryless Crosstalk Avoidance Codes. CODEC Designs for Memoryless Crosstalk Avoidance Codes. Memory-based Crosstalk Avoidance Codes. Multi-valued Logic Crosstalk Avoidance Codes. Introduction to Off-Chip Crosstalk. Package Construction and Electrical Modeling. Preliminaries and Terminology. Analytical Model for Off-Chip Bus Performance. Optimal Bus Sizing. Bus Expansion Encoder. Bus Stuttering Encoder. Impedance Compensation. Future Trends and Applications. Summary of Off-Chip Crosstalk Avoidance.

Presents a novel way to combine chip and package design, reducing cross-talk so that VLSI systems can be designed to operate significantly faster

Provides a comprehensive set of bus cross-talk cancellation techniques, both memoryless and memory-based

Offers a battery of approaches for a VLSI designer to use, depending on the amount of cross-talk their design can tolerate, and the amount of area overhead they can afford

Date de parution :

Ouvrage de 240 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

138,03 €

Ajouter au panier

Date de parution :

Ouvrage de 300 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

168,79 €

Ajouter au panier
En continuant à naviguer, vous autorisez Lavoisier à déposer des cookies à des fins de mesure d'audience. Pour en savoir plus et paramétrer les cookies, rendez-vous sur la page Confidentialité & Sécurité.
FERMER