Low Power Networks-on-Chip, 2011
Network-on-Chip Power Estimation.- Timing.- synchronous/asynchronous communication.- Network-on-Chip link design.- Topology exploration.- Network-on-Chip support for CMP/MPSoCs.- Network design for 3D stacked logic and memory.- Beyond the wired Network-on-Chip.
Date de parution : 10-2010
Ouvrage de 287 p.
15.5x23.5 cm