High-Speed Decoders for Polar Codes, 1st ed. 2017

A new class of provably capacity achieving error-correction codes, polar codes are suitable for many problems, such as lossless and lossy source coding, problems with side information, multiple access channel, etc.

The first comprehensive book on the implementation of decoders for polar codes, the authors take a tutorial approach to explain the practical decoder implementation challenges and trade-offs in either software or hardware. They also demonstrate new trade-offs in latency, throughput, and complexity in software implementations for high-performance computing and GPGPUs, and hardware implementations using custom processing elements, full-custom application-specific integrated circuits (ASICs), and field-programmable-gate arrays (FPGAs).

1 Polar Codes.- 2 Fast Low-Complexity Hardware Decoders for Low-Rate Polar Codes.- 3 Low-Latency Software Polar Decoders.- 4 Unrolled Hardware Architectures for Polar Decoders.- 5 Multi-mode Unrolled Polar Decoding.- 6 Conclusion and Future Work.- References.- Index.

Maintains a tutorial nature clearly articulating the problems met when implementing a polar decoder, and incrementally develops various novel solutions

A comprehensive evaluation of software implementation techniques of polar code decoders, targeting modern desktop and embedded processors and general-purpose graphical processing units (GPGPUs)

A comprehensive evaluation of hardware implementation algorithms and architectures targeting both field-programmable-gate arrays (FPGAs) and application-specific-integrated circuits (ASICs)

Both the software and hardware implementation evaluations expose the trade-offs in terms of latency, throughput and complexity

Includes supplementary material: sn.pub/extras