Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/designer-s-guide-to-built-in-self-test/stroud/descriptif_1780845
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=1780845

A Designer’s Guide to Built-In Self-Test, Softcover reprint of the original 1st ed. 2002 Frontiers in Electronic Testing Series, Vol. 19

Langue : Anglais
Couverture de l’ouvrage A Designer’s Guide to Built-In Self-Test
A recent technological advance is the art of designing circuits to test themselves, referred to as a Built-In Self-Test (BIST). This idea was first proposed around 1980 and has grown to become one of the most important testing techniques at the current time, as well as for the future. This book is written from a designer's perspective and describes the major BIST approaches that have been proposed and implemented since 1980, along with their advantages and limitations. The BIST approaches include the Built-In Logic Block Observer, pseudo-exhaustive BIST techniques, Circular BIST, scan-based BIST, BIST for regular structures, BIST for FPGAs and CPLDs, mixed-signal BIST, and the integration of BIST with concurrent fault detection techniques for on-line testing. Particular attention is paid to system-level use of BIST in order to maximize the benefits of BIST through reduced testing time and cost as well as high diagnostic resolution. The author spent 15 years as a designer at Bell Labs where he designed over 20 production VLSI devices and 3 production circuit boards. Sixteen of the VLSI devices contained BIST of various types for regular structures and general sequential logic, including the first BIST for Random Access Memories (RAMs), the first completely self-testing integrated circuit, and the first BIST for mixed-signal systems at Bell Labs. He has spent the past 10 years in academia where his research and development continues to focus on BIST, including the first BIST for FPGAs and CPLDs along with continued work in the area of BIST for general sequential logic and mixed-signal systems. He holds 10 US patents (with 5 more pending) for various types of BIST approaches. Therefore, the author brings a unique blend of knowledge and experience to this practical guide for designers, test engineers, product engineers, system diagnosticians, and managers.
An Overview of BIST.- Fault Models, Detection, and Simulation.- Design for Testability.- Test Pattern Generation.- Output Response Analysis.- Manufacturing and System-Level Use of BIST.- Built-In Logic Block Observer.- Pseudo-Exhaustive BIST.- Circular BIST.- Scan-Based BIST.- Non-Intrusive BIST.- BIST for Regular Structures.- BIST for FPGAs and CPLDs.- Applying Digital BIST to Mixed-Signal Systems.- Merging BIST and Concurrent Fault Detection.

Date de parution :

Ouvrage de 320 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

210,99 €

Ajouter au panier

Date de parution :

Ouvrage de 320 p.

15.5x23.5 cm

Sous réserve de disponibilité chez l'éditeur.

210,99 €

Ajouter au panier

Ces ouvrages sont susceptibles de vous intéresser