Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/computer-organization-and-design-mips-edition-5th-ed/patterson/descriptif_3568629
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=3568629

Computer Organization and Design MIPS Edition (5th Ed.) The Hardware/Software Interface The Morgan Kaufmann Series in Computer Architecture and Design Series

Langue : Anglais

Auteurs :

Couverture de l’ouvrage Computer Organization and Design MIPS Edition

The fifth edition of Computer Organization and Design—winner of a 2014 Textbook Excellence Award (Texty) from The Text and Academic Authors Association—moves forward into the post-PC era with new examples, exercises, and material highlighting the emergence of mobile computing and the cloud. This generational change is emphasized and explored with updated content featuring tablet computers, cloud infrastructure, and the ARM (mobile computing devices) and x86 (cloud computing) architectures.

Because an understanding of modern hardware is essential to achieving good performance and energy efficiency, this edition adds a new concrete example, "Going Faster," used throughout the text to demonstrate extremely effective optimization techniques. Also new to this edition is discussion of the "Eight Great Ideas" of computer architecture.

As with previous editions, a MIPS processor is the core used to present the fundamentals of hardware technologies, assembly language, computer arithmetic, pipelining, memory hierarchies and I/O.

Instructors looking for fourth edition teaching materials should e-mail textbook@elsevier.com.



  • Winner of a 2014 Texty Award from the Text and Academic Authors Association
  • Includes new examples, exercises, and material highlighting the emergence of mobile computing and the cloud
  • Covers parallelism in depth with examples and content highlighting parallel hardware and software topics
  • Features the Intel Core i7, ARM Cortex-A8 and NVIDIA Fermi GPU as real-world examples throughout the book
  • Adds a new concrete example, "Going Faster," to demonstrate how understanding hardware can inspire software optimizations that improve performance by 200 times
  • Discusses and highlights the "Eight Great Ideas" of computer architecture:  Performance via Parallelism; Performance via Pipelining; Performance via Prediction; Design for Moore's Law; Hierarchy of Memories; Abstraction to Simplify Design; Make the Common Case Fast;  and Dependability via Redundancy
  • Includes a full set of updated and improved exercises

CH 1 Computer Abstractions and Technology

CH 2 Instructions: Language of the Computer

CH 3 Arithmetic for Computers

CH 4 The Processor

CH 5 Large and Fast: Exploiting Memory Hierarchy

CH 6 Parallel Processors from Client to Cloud

APP A Assemblers, Linkers, and the SPIM Simulator

APP B The Basics of Logic Design

APP C Graphics and Computing GPUs

APP D Mapping Control to Hardware; APP E A Survey of RISC Architectures for Desktop, Server, and Embedded Computers

Highlighted throughout the book: "Eight Great Ideas of Computer Architecture:"

  • Design for Moore's Law
  • Use Abstraction to Simplify Design
  • Make the Common Case Fast
  • Dependability via Redundancy
  • Hierarchy of Memories
  • Performance via Parallelism
  • Performance via Pipelining
  • Performance via Prediction

Undergraduate students in computer science, computer engineering and electrical engineering courses in computer organization/architecture or computer design (ranging from sophomore required courses to senior elective). Professional digital system designers, programmers, application developers, and system software developers.

David A. Patterson is the Pardee Chair of Computer Science, Emeritus at the University of California Berkeley. His teaching has been honored by the Distinguished Teaching Award from the University of California, the Karlstrom Award from ACM, and the Mulligan Education Medal and Undergraduate Teaching Award from IEEE. Patterson received the IEEE Technical Achievement Award and the ACM Eckert-Mauchly Award for contributions to RISC, and he shared the IEEE Johnson Information Storage Award for contributions to RAID. He also shared the IEEE John von Neumann Medal and the C & C Prize with John Hennessy. Like his co-author, Patterson is a Fellow of the American Academy of Arts and Sciences, the Computer History Museum, ACM, and IEEE, and he was elected to the National Academy of Engineering, the National Academy of Sciences, and the Silicon Valley Engineering Hall of Fame. He served on the Information Technology Advisory Committee to the U.S. President, as chair of the CS division in the Berkeley EECS department, as chair of the Computing Research Association, and as President of ACM. This record led to Distinguished Service Awards from ACM, CRA, and SIGARCH.
John L. Hennessy is a Professor of Electrical Engineering and Computer Science at Stanford University, where he has been a member of the faculty since 1977 and was, from 2000 to 2016, its tenth President. Prof. Hennessy is a Fellow of the IEEE and ACM; a member of the National Academy of Engineering, the National Academy of Science, and the American Philosophical Society; and a Fellow of the American Academy of Arts and Sciences. Among his many awards are the 2001 Eckert-Mauchly Award for his contributions to RISC technology, the 2001 Seymour Cray Computer Engineering Award, and the 2000 John von Neumann Award, which he shared with David Patterson. He has also received seven honorary doctorates.

Date de parution :

Ouvrage de 800 p.

19.1x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 14 jours).

72,35 €

Ajouter au panier

Thème de Computer Organization and Design MIPS Edition  :

En continuant à naviguer, vous autorisez Lavoisier à déposer des cookies à des fins de mesure d'audience. Pour en savoir plus et paramétrer les cookies, rendez-vous sur la page Confidentialité & Sécurité.
FERMER