Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/asynchronous-system-on-chip-interconnect/descriptif_1869839
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=1869839

Asynchronous system-on-chip interconnect, Softcover reprint of the original 1st ed. 2002 Coll. Distinguished Dissertations

Langue : Français

Auteur :

Couverture de l’ouvrage Asynchronous system-on-chip interconnect
Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book.
INTRODUCTIONAsynchronous design and its advantagesDisadvantages of asynchronous designBook overviewPublicationsASYNCHRONOUS DESIGNIntroductionAsynchronous designSummarySYSTEM LEVEL INTERCONNECT PRINCIPLESPoint-to-point communication pathsMultipoint interconnect topologyBus protocol issuesInterconnect performance objectivesCommercial on-chip busesSummaryTHE PHYSICAL (WIRE) LAYERWire theoryElectrical and physical characteristicsTerminationCrosstalkSummaryTHE LINK LAYERCentralised vs distributed interfacesSignalling conventionData encodingHandshake sourcesBidirectional data transferMultiple initiators on one channelMultiple targetsMultipoint bus-channel interfacesMARBLE's link layer channelsSummaryPROTOCOL LAYERTransfer phasesExceptionsDefer and bridgingMapping transfer phases onto channel cyclesTransfer cycle routingTransfer cycle initiationMARBLE's dual channel bus architectureTRANSACTION LAYERSplit transactionsResponse orderingMARBLE's transaction layerMARBLE: A DUAL CHANNEL SPLIT TRANSFER BUSMARBLE protocol and signal summaryBus transaction interface implementationMARBLE in the AMULET3H systemSummaryEVALUATIONThe MARBLE testbedSimulation of MARBLE in AMULET3HAnalysis of delay distributionHardware requirementsComparison with synchronous alternativesCONCLUSIONAdvantages and disadvantages of MARBLEImproving the MARBLE busAlternative interconnect solutions and future workThe future of asynchronous SoC interconnect?APPENDIX A: MARBLE SCHEMATICSREFERENCESINDEX

Date de parution :

Ouvrage de 139 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

Prix indicatif 91,77 €

Ajouter au panier
En continuant à naviguer, vous autorisez Lavoisier à déposer des cookies à des fins de mesure d'audience. Pour en savoir plus et paramétrer les cookies, rendez-vous sur la page Confidentialité & Sécurité.
FERMER