Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/analysis-and-design-of-resilient-vlsi-circuits/descriptif_3215490
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=3215490

Analysis and Design of Resilient VLSI Circuits, 2010 Mitigating Soft Errors and Process Variations

Langue : Anglais
Couverture de l’ouvrage Analysis and Design of Resilient VLSI Circuits
This monograph is motivated by the challenges faced in designing reliable VLSI systems in modern VLSI processes. The reliable operation of integrated circuits (ICs) has become increasingly dif?cult to achieve in the deep submicron (DSM) era. With continuouslydecreasing device feature sizes, combinedwith lower supply voltages and higher operating frequencies, the noise immunity of VLSI circuits is decreasing alarmingly. Thus, VLSI circuits are becoming more vulnerable to noise effects such as crosstalk, power supply variations, and radiation-inducedsoft errors. Among these noise sources, soft errors(or error caused by radiation particle strikes) have become an increasingly troublesome issue for memory arrays as well as c- binational logic circuits. Also, in the DSM era, process variations are increasing at a signi?cant rate, making it more dif?cult to design reliable VLSI circuits. Hence, it is important to ef?ciently design robust VLSI circuits that are resilient to radiation particle strikes and process variations. The work presented in this research mo- graph presents several analysis and design techniques with the goal of realizing VLSI circuits, which are radiation and process variation tolerant.
Soft Errors.- Analytical Determination of Radiation-induced Pulse Width in Combinational Circuits.- Analytical Determination of the Radiation-induced Pulse Shape.- Modeling Dynamic Stability of SRAMs in the Presence of Radiation Particle Strikes.- 3D Simulation and Analysis of the Radiation Tolerance of Voltage Scaled Digital Circuits.- Clamping Diode-based Radiation Tolerant Circuit Design Approach.- Split-output-based Radiation Tolerant Circuit Design Approach.- Process Variations.- Sensitizable Statistical Timing Analysis.- A Variation Tolerant Combinational Circuit Design Approach Using Parallel Gates.- Process Variation Tolerant Single-supply True Voltage Level Shifter.- Conclusions and Future Directions.
Describes the state of the art in the areas of radiation tolerance circuit design and process variation tolerant circuit design Presents analytical approaches to test efficiently the severity of electrical effects of radiation/process variations, as well as techniques to minimize the effects due to these two problems Distills content oriented toward nuclear engineers into leading-edge algorithms and techniques that can be understood easily and applied by VLSI designers Includes supplementary material: sn.pub/extras

Date de parution :

Ouvrage de 212 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

116,04 €

Ajouter au panier

Date de parution :

Ouvrage de 212 p.

15.5x23.5 cm

Sous réserve de disponibilité chez l'éditeur.

Prix indicatif 158,24 €

Ajouter au panier