Lavoisier S.A.S.
14 rue de Provigny
94236 Cachan cedex
FRANCE

Heures d'ouverture 08h30-12h30/13h30-17h30
Tél.: +33 (0)1 47 40 67 00
Fax: +33 (0)1 47 40 67 02


Url canonique : www.lavoisier.fr/livre/autre/analog-integrated-circuit-design-automation/descriptif_3841599
Url courte ou permalien : www.lavoisier.fr/livre/notice.asp?ouvrage=3841599

Analog Integrated Circuit Design Automation, 1st ed. 2017 Placement, Routing and Parasitic Extraction Techniques

Langue : Anglais

Auteurs :

Couverture de l’ouvrage Analog Integrated Circuit Design Automation

This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets.

1 Introduction.- 2 State-of-the-Art on Analog Layout Automation.- 3 AIDA-L: Architecture and Integration.- 4 Template-based Placer.- 5 Optimization-based Placer.- 6 Fully-Automatic Router.- 7 Empirical-based Parasitic Extractor.- 8 Experimental Results.- 9 Conclusions and Future Work.

Ricardo Martins is a Ph.D candidate in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno Lourenço is a Post-Doctoral Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Nuno Horta is Assistant Professor and Senior Researcher in the Integrated Circuits group, within the Instituto de Telecomunicações in Lisbon, Portugal.

Introduces readers to hierarchical combination of Pareto fronts of placements; Presents electromigration-aware routing with multilayer multiport terminal structures; Includes evolutionary multi-objective multi-constraint detailed Router; Enables parasitic extraction performed over a semi-complete layout.

Date de parution :

Ouvrage de 207 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

105,49 €

Ajouter au panier

Date de parution :

Ouvrage de 207 p.

15.5x23.5 cm

Disponible chez l'éditeur (délai d'approvisionnement : 15 jours).

105,49 €

Ajouter au panier